Phone: 337-475-5874
Fax: 337-475-5286
Box 91735
Lake Charles, LA 70609
engineering@mcneese.edu http://mcneese.edu/ceet/engtech

Electronics - ELTR 414

Advanced Digital Electronics

  • Review of basic logic gates and logic gates in ICs.
  • Introduction to the concept of timing diagrams. 
  • Introduction to the Altera Max+Plus II PLD development system.  First tasks include entering and simulation of basic logic circuits.
  • Review of Boolean algebra and DeMorgan’s rules for circuit reduction.
  • Review of Karnaugh map technique for circuit simplification.
  • Applying Boolean algebra, DeMogan’s laws, and Karnaugh maps to Altera PLD logic circuits.
  • Review of Exclusive-OR (XOR) and Exclusive-NOR (XNOR) gates and parity systems.
  • Applying XOR, XNOR, and parity circuits to Altera PLD-based circuits.
  • Introduction to the PLD design process, PLD data sheets and the types of PLDs.
  • Multiplexers, demultiplexers, decoders, and encoders.  Application to microprocessor address decoding and microcontroller input ports.
  • Use of Altera University Program Board UP-2 to program and test PLD-based hardware.  All parts of future labs will implement some circuits on these boards.
  • Applying encoders, decoders, demultiplexers, and multiplexers to Altera PLD-based circuits. 
  • Review of flip-flops.
  • Study of flip-flop ICs, and registers.  Application of flip-flop registers to microcontroller-controlled displays.
  • Practical considerations for digital design, including flip-flop time parameters, flip-flop IC data sheets, automatic reset circuits, Schmitt trigger ICs, switch debouncing, sizing pull-up resistors, and driving LEDs.
  • Ripple counters, synchronous counters, counters as frequency dividers, and counter ICs.  Application of counters to multi-stage counters and 7-segment display circuits.
  • Applying asynchronous counters to Altera PLD-based circuits. 
  • Applying multi-stage synchronous counters with 7-segment displays to Altera PLD-based circuits. 
  • Applying Altera PLD to build a multi-stage synchronous counter to divide a 25MHz oscillator from the UP-2 board counters to a visibly blinking LED.
  • Shift registers, parallel-to-serial conversion, serial-to-parallel conversion, and shift register ICs. 
  • As time permits or as part of a make-up lab, applying Altera shift register circuits to Altera PLD-based circuits.
  • Three-state output circuits, buffers, and transceivers.  Application to microprocessor data and address buses.
  • Introduction to digital memory systems, types of memory devices, and memory timing diagrams.